

FIG. 1A
(PRIOR ART)




FIG. 1B
(PRIOR ART)




FIG. 2A




FIG. 2B




FIG. 3A




FIG. 3B






FIG. 3C



2 80-BIT GLOBAL MASKS

FIG. 3D

8 CHECK BITS




160 DATA BITS

FIG. 3E

160 DATA BITS

FIG. 3E



6 CHECK BITS &
2 REDUNDANT CHECK
BITS

DUAL-FUNCTION
CHECK BIT
CELL PAIR

FIG. 3F

160 DATA BITS




FIG. 4A




FIG. 4B





FIG. 4C

FIG. 4D






FIG. 4E_1

TO FIG. 4E_2

FROM FIG. 4E_1




FIG. 4E_2




FIG. 4F_1

FIG. 4F_1
FIG. 4F_2

FIG. 4F_1

FROM FIG. 4F_1




FIG. 4F_2




FIG. 5A




FIG. 5B




FIG. 5C




FIG. 6

6-7